

Implementation and Analysis of High Speed Multipliers – A Vedic Multipliers Approach

Parachoori Sai Krishna¹ Rayala Sateesh²

¹P.G. Scholar ²Assistant Professor

^{1,2}Sri Rama Institute of Technology and Science

Abstract— one of the most important arithmetic units in DSPs and microprocessors is multiplier. It is also a major source of power dissipation. To reduce the power dissipation of multipliers is the key to satisfy the overall budget of digital circuits. This paper analyses and compares array multiplier with Vedic multiplier so that we can select a better multiplier design to perform multiplication of two numbers. The main objective of our work is to calculate and compare the total number of LUTs utilized by array and Vedic multipliers. The designs are done using ISE Design Suit 14.4 tool and are simulated using Modelsim as simulator.

Keywords— Array multipliers, full adder, Vedic multipliers

I. INTRODUCTION

Computational performance of a microprocessor or a DSP system is limited by the performance of arithmetic units like adders, comparators and multipliers. Therefore high speed & low power arithmetic core is much desired. Ultimately, binary addition is the most basic operation found in most arithmetic operations. Addition is the most basic arithmetic operation and adder is the most fundamental arithmetic component of the processor. The rest of the paper is organized as follows. Section II describes the array multiplier. Section III elaborates the Vedic multiplier. Section IV and V are followed by comparison and simulation results and conclusion.

II. ARRAY MULTIPLIER

Array multiplier is an efficient layout of a combinational multiplier. It uses short wires that go from one full adder to adjacent full adders horizontally, vertically or diagonally. [4] In array multiplier, consider two binary numbers A and B, of m and n bits. There are MN summands that are produced in parallel by a set of MN AND gates. An n x n multiplier requires n (n-2) full adders, n half-adders and n² AND gates. The shifting of partial products for their proper alignment is performed by simple routing and does not require any logic. The number of rows in array multiplier denotes length of the multiplier and width of each row denotes width of multiplicand. The output of each row of adders acts as input to the next row of adders. Each row of full adders or 3:2 compressors adds a partial product to the partial sum, generating a new partial sum and a sequence of carries.

Also, in array multiplier worst case delay would be (2n+1)td. Array Multiplier gives more power consumption as well as optimum number of components required, but delay for this multiplier is larger. It also requires larger number of gates because of which area is also increased; due to this array multiplier is less economical. Thus, it is a fast multiplier but hardware complexity is high.




Fig. 1 A 4-Bit Array Multiplier

The delay associated with the array multiplier is the time taken by the signals to propagate through the AND gates and adders that form the multiplication array. Delay of an array multiplier depends only upon the depth of the array not on the partial product width.

III. VEDIC MULTIPLICATION

The word “Vedic” is derived from the word “Veda” which means the store-house of all knowledge. Vedic mathematics is mainly based on 16 Sutras (formulae) and 16 Up-Sutras (sub-formulae) dealing with various branches of mathematics like arithmetic, algebra, geometry etc.⁵ These Sutras along with their brief meanings are enlisted below alphabetically.

- (Anurupye) Shunyamanyat: If one is in ratio, the other is zero.
- Chalana-Kalanabyham: Differences and Similarities.
- Ekadhikina Purvena: By one more than the previous One.
- Ekanyunena Purvena: By one less than the previous one.
- Gunakasmuchyah: The factors of the sum are equal to the sum of the factors.
- Gunitasamuchyah: The product of the sum is equal to the sum of the product.
- Nikhilam Navatashcaramam Dashatah: All from 9 and last from 10.
- Paraavartya Yojayet: Transpose and adjust.
- Puranapuranyam: By the completion or noncompletion.
- Sankalana-vyavakalanabhyam: By addition and by subtraction.
- Shesanyankena Charamena: The remainders by the last digit.

- Shunyam Saamyasamuccaye: When the sum is the same that sum is zero.
- Sopaantyadvayamantyam: The ultimate and twice the penultimate.
- Urdhva-tiryakbhyam: Vertically and crosswise.
- Vyashtisamanstih: Part and Whole.
- Yaavadunam: Whatever the extent of its deficiency.

These methods and ideas can be directly applied to trigonometry, plain and spherical geometry, conics, calculus (both differential and integral), and applied mathematics of various kinds. As mentioned earlier, all these Sutras were reconstructed from ancient Vedic texts early in the last century. Many Sub-sutras were also discovered at the same time, which are not discussed here. The beauty of Vedic mathematics lies in the fact that it reduces the otherwise cumbersome-looking calculations in conventional mathematics to a very simple one. This is so because the Vedic formulae are claimed to be based on the natural principles on which the human mind works. This is a very interesting field and presents some effective algorithms which can be applied to various branches of engineering such as computing and digital signal processing. [1, 3]

The multiplier architecture can be generally classified into three categories. First is the serial multiplier which emphasizes on hardware and minimum amount of chip area. Second is parallel multiplier (array and tree) which carries out high speed mathematical operations. But the drawback is the relatively larger chip area consumption. Third is serial-parallel multiplier which serves as a good trade-off between the times consuming serial multiplier and the area consuming parallel multipliers.

A. General 2X2 Vedic Multiplier [2]:

The method is explained below for two, 2 bit numbers A and B where $A = a_1a_0$ and $B = b_1b_0$ as shown in Figure 2. Firstly, the Least Significant Bits are multiplied which gives the Least Significant Bit (LSB) of the final product (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added with, the product of LSB of multiplier and next higher bit of the multiplicand (crosswise). The sum gives second bit of the final product and the carry is added with the partial product obtained by multiplying the most significant bits to give the sum and carry. The sum is the third corresponding bit and carry becomes the fourth bit of the final product.

$$s_0 = a_0b_0 \text{ -- (i)}$$

$$c_1s_1 = a_1b_0 + a_0b_1 \text{ -- (ii)}$$

$$c_2s_2 = c_1 + a_1b_1 \text{ -- (iii)}$$




Fig. 2 The Vedic Multiplication Method for two 2-bit binary numbers

The final result will be $c_2s_2s_1s_0$. This multiplication method is applicable for all the cases. The 2x2 bit Vedic multiplier (VM) module is implemented using

four input AND gates & two half-adders which is displayed in its block diagram in Figure 3.




Fig. 4 Using Urdhva Tirkyakbhyam for binary numbers

The same method can be extended for higher no. of input bits (say 4).

B. Urdhva Tiryakbhyam Sutra:

The multiplier is based on an algorithm Urdhva Tiryakbhyam (Vertical & Crosswise) of ancient Indian Vedic Mathematics. Urdhva Tiryakbhyam Sutra is a general multiplication formula applicable to all cases of multiplication. It literally means “Vertically and crosswise”. It is based on a novel concept through which the generation of all partial products can be done and then, concurrent addition of these partial products can be done. Thus parallelism in generation of partial products and their summation is obtained using Urdhva Tiryakbhyam. The algorithm can be generalized for $n \times n$ bit number. Since the partial products and their sums are calculated in parallel, the multiplier is independent of the clock frequency of the processor. While a higher clock frequency generally results in increased processing power, its disadvantage is that it also increases power dissipation which results in higher device operating temperatures. By adopting the Vedic multiplier, microprocessors designers can easily circumvent these problems to avoid catastrophic device failures. The processing power of multiplier can easily be increased by increasing the input and output data bus widths since it has a quite a regular structure. Due to its regular structure, it can be easily layout in a silicon chip. It has the advantage that as the number of bits increases, gate delay and area increases very slowly as compared to other multipliers. Therefore it is time, space and power efficient. It will enhance the ALU unit also.

Step 1	Step 2	Step 3	Step 4
1 1 0 1	1 1 0 1	1 1 0 1	1 1 0 1
1 0 1 0	1 0 1 0	1 0 1 0	1 0 1 0
	X	X	X
Step 5	Step 6	Step 7	
1 1 0 1	1 1 0 1	1 1 0 1	
1 0 1 0	1 0 1 0	1 0 1 0	
X	X		

C. 4X4 Multiplier Block:

The 4X4 Multiplier is made by using four 2X2

multiplier blocks. The multiplicands are of bit size $n=4$ where as the result is of 8 bit size. The input is broken into smaller chunks of size $n/2= 2$, for both inputs, that is a and b. These newly formed chunks of 2 bits are given to 2X2 multiplier block to get the 4 Bit result. The same method is followed for the multipliers of higher bits like 8, 16 and 32 bits.




Fig. 5 Block diagram of 4x4 Multiplier Block

The equations of the 4x4 multiplier are: $X = a_3a_2a_1a_0$
 $Y = b_3b_2b_1b_0$

$$P_0 = a_0 \cdot b_0$$

$$P_1 = a_1 \cdot b_0 + a_0 \cdot b_1$$

$$P_2 = a_2 \cdot b_0 + a_1 \cdot b_1 + a_0 \cdot b_2 + P_1(1)$$

$$P_3 = a_3 \cdot b_0 + a_2 \cdot b_1 + a_1 \cdot b_2 + a_0 \cdot b_3 + P_2(2 \text{ to } 1) \quad P_4 = a_3 \cdot b_1 + a_2 \cdot b_2 + a_1 \cdot b_3 + P_3(2 \text{ to } 1)$$

$$P_5 = a_3 \cdot b_2 + a_2 \cdot b_3 + P_4(2 \text{ to } 1)$$

$$P_6 = a_3 \cdot b_3 + P_5(2 \text{ to } 1)$$

Product = $P_6 \& P_5(0) \& P_4(0) \& P_3 \& P_2 \& P_1 \& P_0$ & - Concatenate

IV. NIKHILAM SUTRA

The example of Nikhilam multiplication is shown in the below figure6. Here the nearest base is chosen first. The multiplicand and the multiplier will be subtracted from the nearest base, which is equivalent to taking two's complement. Then the product of the two's complement and the common difference will give the final result [2].





Fig. 6: Multiplication using Nikhilam

The Nikhilam multiplier architecture is shown in the below figure7. Here the two inputs are first complimented and those complimented results are multiplied. Here the multiplier used also plays an important role in calculating delay. We can use either Vedic multiplier or array multiplier. Then the multiplier output is added to

the two inputs a and b. The right hand side result of the multiplier is the R.H.S of the original product and the L.H.S result of the adder is the L.H.S of the original product.



V. RESULTS AND CONCLUSION

From above comparison we find that number of LUTs of Urdhava Tiryakbhyam(Vedic multiplier) are less as compared to that of Array multiplier. As such, the area of Vedic multiplier will be lesser to that of Array multiplier. Also, delay of Vedic multiplier will be lesser than Array multiplier. So, performance of Vedic multiplier is better than that of Array multiplier. Hence Urdhava Tiryakbhyam multiplier (Vedic multiplier) is better multiplier compared to Array multiplier when compared to total number of LUTs.




Fig. 8 Simulation Result for 32bit Vedic Multiplier




Fig. 9: Simulation Result for 32bit Nikhilam Multiplier

REFERENCES

- [1] Wallace, C.S., "A suggestion for a fast multiplier", IEEE Trans. Elec. Comput., volume EC-13, no. 1, pp. 14–17, Feb. 1964.
- [2] Pushpalata Verma, K. K. Mehta, "Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool", International Journal of Engineering and Advanced Technology

- (IJEAT), ISSN: 2249 – 8958, Volume-1, Issue-5, June 2012.
- [3] A.P. Nicholas, K.R Williams, J. Pickles, “Application of Urdhava Sutra”, Spiritual Study Group, Roorkee (India), 1984.
- [4] Ware, F.A., McAllister, W.H., Carlson, J.R., Sun, D.K., and Vlach, R.J., 64-Bit Monolithic Floating Point Processors, IEEE Journal of Solid-State Circuits, Volume-17, No. 5, pp. 898-90, October 1982.
- [5] Jeganathan Sriskandarajah, “Secrets of Ancient Maths: Vedic Mathematics”, Journal of Indic Studies Foundation, California, pages 15 and 16.
- [6] Ch. Harish Kumar, ”Implementation and Analysis of Power, Area and Delay of Array, Urdhva and Nikhilam Vedic Multipliers”, International Journal of Scientific and Research Publications, ISSN: 2250-3153, Volume-3, Issue-1, Jan. 2013.
- [7] G. Ganesh Kumar, V. Charishma, ”Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques”, International Journal of Scientific and Research Publications, ISSN: 2250-3153, Volume-2, Issue-3, March 2012.